DES173 — Synopsys Basic Verilog

0 credits · 32 hours

This four day workshop introduces the student to the Verilog(R) language with a focus on techniques for doing Register Transfer Level(RTL) modeling.